Flip-flops and Registers

0.0(0)
studied byStudied by 0 people
0.0(0)
full-widthCall Kai
learnLearn
examPractice Test
spaced repetitionSpaced Repetition
heart puzzleMatch
flashcardsFlashcards
GameKnowt Play
Card Sorting

1/7

flashcard set

Earn XP

Description and Tags

Study Analytics
Name
Mastery
Learn
Test
Matching
Spaced

No study sessions yet.

8 Terms

1
New cards

Flip-flops

Store 1 bit - limitation as computers usually use 32 or 64 bit numbers

Synchronous digital circuits

2
New cards

Registers

Comprised of flip-flops

Store data being used in CPU

Fastest type of storage

Usually large enough to hold a word

-ve expensive to make so use RAM for main memory

3
New cards

Set-rest flip-flops

A high voltage to S sets the top output to 1 and that cannot be undone lowering voltage at S - essentially storing the bit

A high voltage to R switches the output to 1 at the bottom and 0 at the top

<p><span>A high voltage to S sets the top output to 1 and that cannot be undone lowering voltage at S - essentially storing the bit</span></p><p><span>A high voltage to R switches the output to 1 at the bottom and 0 at the top</span></p>
4
New cards

D-type flip-flop

No set/reset - just a data input

Acts like a delay or 1 bit store

State changes only when clock is high

It is an RS latch with additonal NAND gates that make it simple to control. When Enable is 0, both control NAND gates will have a 1 output, and the RS latch will remain stable. When Enable = 1, Q will become equal to Data. If Data changes while Enable = 1, Q will also change. When Enable goes back to 0, the most recent value of D will remain on the Q output.

<p>No set/reset - just a data input</p><p>Acts like a delay or 1 bit store</p><p>State changes only when clock is high</p><p><span>It is an RS latch with additonal NAND gates that make it simple to control. When Enable is 0, both control NAND gates will have a 1 output, and the RS latch will remain stable. When Enable = 1, Q will become equal to Data. If Data changes while Enable = 1, Q will also change. When Enable goes back to 0, the most recent value of D will remain on the Q output.</span></p>
5
New cards

Shift register

Shifts output every clock cycle

Can be used to convert between serial and parallel

<p>Shifts output every clock cycle</p><p>Can be used to convert between serial and parallel</p>
6
New cards

User visible registers

General purpose

  • Usually 16 in modern CPUs

Data

Address only (less common)

  • DO not store data

  • Only a memory address

Condition codes in status register

  • Sets of individual bits

  • Can be read by programs but not usually set by them

  • Code examples: carry, overflow, interrupt

7
New cards

Control registers

Usually hidden from user

E.g. MAR, MBR

8
New cards

Supervisor mode

Status controlled by status register

Allows privileged instructions to execute

Used by OS