Chapter 5 - A Closer Look at Instruction Set Architectures

0.0(0)
studied byStudied by 0 people
0.0(0)
full-widthCall Kai
learnLearn
examPractice Test
spaced repetitionSpaced Repetition
heart puzzleMatch
flashcardsFlashcards
GameKnowt Play
Card Sorting

1/18

flashcard set

Earn XP

Description and Tags

Vocabulary flashcards covering key terms and concepts from Chapter 5 on instruction set architectures.

Study Analytics
Name
Mastery
Learn
Test
Matching
Spaced

No study sessions yet.

19 Terms

1
New cards

Instruction Set Architecture (ISA)

The part of the computer architecture related to programming, including the instruction set, word size, and data types.

2
New cards

Endianness

The order of byte significance in representing multi-byte data types; major types are little-endian and big-endian.

3
New cards

Pipelining

A technique in CPU design where several instruction steps are overlapped to improve execution efficiency.

4
New cards

Immediate Addressing

A mode where the operand is part of the instruction itself.

5
New cards

Direct Addressing

A mode where the address of the operand is specified directly within the instruction.

6
New cards

Indirect Addressing

A mode where the address of the operand is found by looking at a pointer in the instruction.

7
New cards

Register Addressing

A mode where the operand is located in a register.

8
New cards

Stack Architecture

An architecture where operands are processed in a last-in-first-out manner using a stack.

9
New cards

General Purpose Register (GPR) Architecture

An architecture that allows the use of multiple registers to operate instead of directly accessing memory.

10
New cards

Three-Address ISA

Instruction set architecture where each instruction can specify three operands.

11
New cards

Two-Address ISA

Instructions that can specify two operands, with one expected to be in a register.

12
New cards

One-Address ISA

Instruction set architecture that typically requires one operand to be a register.

13
New cards

Load-Store Architecture

An architecture where data processing occurs only on data in registers, not in memory.

14
New cards

Instruction Length

The number of bits in an instruction, which may vary based on the architecture.

15
New cards

Instruction Complexity

A measure of how many operations can be performed by a single instruction.

16
New cards

Architecture Hazards

Situations that prevent the next instruction in the pipeline from executing during its designated clock cycle.

17
New cards

Data Movement Instruction

Instructions that involve moving data from one location to another.

18
New cards

Arithmetic Instruction

Instructions that perform mathematical calculations.

19
New cards

Boolean Instruction

Instructions that operate on boolean values and perform logical operations.