CPE110 CW1 Reviewer Definitions

0.0(0)
studied byStudied by 0 people
0.0(0)
full-widthCall with Kai
learnLearn
examPractice Test
spaced repetitionSpaced Repetition
heart puzzleMatch
flashcardsFlashcards
GameKnowt Play
Card Sorting

1/53

encourage image

There's no tags or description

Looks like no tags are added yet.

Study Analytics
Name
Mastery
Learn
Test
Matching
Spaced
Call with Kai

No study sessions yet.

54 Terms

1
New cards

The maximum rate in millions of bits per second at which information can be transferred to or from a memory unit

BANDWIDTH

2
New cards

This is an ordered set of m flip-flops designed to store an m-bit word

m-BIT REGISTERED

3
New cards

This is also known as the mapping of 2nd input combination of n binary variables onto the output values 0 to 1

COMBINATIONAL FUNCTION

4
New cards

A circuit that is used to compare the magnitude of two binary numbers

MAGNITUDE COMPARATOR

5
New cards

This is known as the converse problem of determining a system structure that exhibits a given behavior

SYNTHESIS

6
New cards

A circuit intended to generate the address or index of an active input line

ENCODER

7
New cards

This is termed as the task of determining a system's structure or behavior

ANALYSIS

8
New cards

A set of wires designed to transfer all bits of a word from a specified destination on the same or a different IC; the source and destination are typically registers

BUS

9
New cards

The process of reading stored information from a ROM

TABLE LOOKUP

10
New cards

A set of actual programs that are representative of a particular computing environment that can be used for performance evaluation

BENCHMARKS

11
New cards

A combinational circuit with input lines X and output lines Z such that each of the possible input combination applied to X activates a corresponding output line

DECODER

12
New cards

This property of a system merely names components and define their interconnection within the system

STRUCTURAL DESCRIPTION

13
New cards

This is a two-dimensional array of general-purpose logic circuits, called cells or logic blocks, whose functions are programmable; the cells are linked to one another by programmable buses

FIELD-PROGRAMMABLE GATE ARRAY

14
New cards

A device intended to route data from one of several sources to a common destination

MULTIPLEXER

15
New cards

Consists of a combinational circuit and a set of flip-flops

SEQUENTIAL CIRCUIT

16
New cards

This can provide precise, technology-independent descriptions of digital circuits at various levels of abstraction, primarily the gate and register levels

HARDWARE DESCRIPTION LANGUAGE

17
New cards

A computer is a example of a system which is defined informally, as a collection of these objects

COMPONENTS

18
New cards

This consists of a set of registers linked by combinational data-transfer and data-processing units

REGISTER-LEVEL SYSTEM

19
New cards

A sequential circuit designed to cycle through a predetermined sequence of distinct states

COUNTER

20
New cards

Concerned with processing binary variables whose possible values are restricted to bits 0 and 1

GATE-LEVEL DESIGN

21
New cards

Is an example of a system, which is defined informally as a collection of components that are connected to form a coherent entity with a specific function or purpose

COMPUTER

22
New cards

Is often defined by a diagram in which nodes are represented by circles, dots or other symbols and edges are represented by lines

GRAPH

23
New cards

A graph where it is convenient to draw each node as a block or box in which its name/function can be written

BLOCK DIAGRAM

24
New cards

Enables one to determine for any given input signal to the system, its corresponding output

BEHAVIOR STRUCTURE

25
New cards

Tabulation of all possible combinations of input-output values

TRUTH TABLE

26
New cards

Is used to identify the functions of the components

SCHEMATIC DIAGRAM

27
New cards

Is a formal statement of the system's structure at the highest level as a single component

ENTITY

28
New cards

Specifies behavior and/or internal structure

ARCHITECTURE

29
New cards

Convert design data into forms such as HDL description or schematic diagrams, which humans, computers, or both can efficiently process

CAD EDITORS OR TRANSLATORS

30
New cards

Coreate computer models of a new design, which can mimic the new design's behavior and help designers determine how well the design meets various performance and cost goals

SIMULATORS

31
New cards

It stored and processed numbers in true binary or base 2 form.

Electronic Discrete Variable Computer (EDVAC)

32
New cards

Automate the design process itself by deriving structures that implement all or part of some design step

SYNTHESIZERS

33
New cards

Is the computationally efficient but inexact methods and form the basis of most practical CAD tools

HEURISTICS

34
New cards

Also called the architecture, behavior, or system level

PROCESSOR LEVEL

35
New cards

Confines the flip-flpo's state changes to a narrow window of time around one edge of CK

EDGE TRIGGERING

36
New cards

Is a circuit that routes data from a common source to one of several destinations

DEMULTIPLEXER

37
New cards

Is a register designed to shift the contents of a register in and out bit at a time

SHIFT REGISTER

38
New cards

Are ICs containing many gates or other general-purpose cells whose interconnections can be programmed to implement any desired combinational or sequential function

PROGRAMMABLE LOGIC DEVICES

39
New cards

Responsible for the CPU's interpretation of instructions

I-UNIT

40
New cards

MOdern CPUs retain special registers for multiplication and division, but the Accumulator and the Data Register are usually replaced by this set of general-purpose registers

REGISTER FILE

41
New cards

In this type of ALU processing, each step processes a separate m-bit slice of each operand

MULTICYCLE PROCESSING

42
New cards

This is an addressing scheme where the value V(X) of the target operand is contained in the address field itself

IMMEDIATE ADDRESSING

43
New cards

This is a measure of pipeline's performance in terms of millions of instructions executed per second

THROUGHPUT

44
New cards

This part of the CPU is responsible for executing arithmetic and logical instructions on various operand types

DATAPATH

45
New cards

The ability to use all addressing modes in a uniform and consistent way with all opcodes of an instruction set or assembly language

ORTHOGONALITY

46
New cards

Part of a microinstruction that specifies the control signals to be activated

CONTROL FIELDS

47
New cards

This is typically composed of a pair of fixed-point ALUs, one to process exponents and the other to process mantissas

FLOATING-POINT PROCESSOR

48
New cards

This requires the complete operand address to appear in the instruction operand field

ABSOLUTE ADDRESSING

49
New cards

This is used to store an input or output operand (result) in the execution of many instructions

ACCUMULATOR

50
New cards

This mode of operation permits a single microinstruction to specify a short sequence of microinstruction for some increase in the complexity of the microinstruction format

POLYPHASE

51
New cards

Defines the function performed by the CPU

INSTTRUCTION SET

52
New cards

This consists of a sequence of m data-processing circuits, called stages or segment, which collectively perform a single operation on a stream of data operands passing through them

PIPELINE PROCESSOR

53
New cards

The purpose of this is to specify both an operation to be carried out by the CPU or other processor and the set of data to be used in the operation

INSTRUCTION

54
New cards

The mantissa is said to be in this state if the digit to the right of the radix point is not zero

NORMALIZED