topic 4.1 CPU architecture

0.0(0)
studied byStudied by 0 people
call kaiCall Kai
learnLearn
examPractice Test
spaced repetitionSpaced Repetition
heart puzzleMatch
flashcardsFlashcards
GameKnowt Play
Card Sorting

1/17

encourage image

There's no tags or description

Looks like no tags are added yet.

Last updated 4:15 PM on 1/27/26
Name
Mastery
Learn
Test
Matching
Spaced
Call with Kai

No analytics yet

Send a link to your students to track their progress

18 Terms

1
New cards

what is stored in the CPU

data and instructions

2
New cards

what are some components in the von neumann architecture

buses, registers, CPU, ALU

3
New cards

what do general purpose registers do

hold temporary data when performing operations

4
New cards

what does the program counter do

holds the address of the next instruction to be loaded

5
New cards

what does teh MAR do

holds address of memory location currently being read from

6
New cards

what does the MDR do

holds the data in the address from MAR, data is copied to CIR

7
New cards

what odes the CIR do

holds instruction currently being executed

8
New cards

what does the Index register do

stores a value that is added to an address to give another address

9
New cards

what does the status register do

stores flags and contains bits

10
New cards

what does the CU do

controls communication between components of the CPU

11
New cards

what does the clock do

synchronises CPU components by creating time signals

12
New cards

what odes the immediate access store do

holds all the data currently in use

13
New cards

what factors affect performance

clock speed, number of cores, bus width, cache, quantity of RAM

14
New cards

hwo does clock speed affect performance

faster clock speed = more FE cycles per second

15
New cards

how does number of cores affect performance

more cores means more instructions can be carried out simultaneously

16
New cards

why might more cores not mean better performance

software may not be designed for multiple cores

17
New cards

how does bus width impatc performance

allows transfer of more data each FE cycle

18
New cards

how does cache impact performance

more cache means more instructions can be transferred faster