INTRO to DIGITAL TECH

0.0(0)
studied byStudied by 0 people
0.0(0)
full-widthCall with Kai
GameKnowt Play
New
learnLearn
examPractice Test
spaced repetitionSpaced Repetition
heart puzzleMatch
flashcardsFlashcards
Card Sorting

1/50

encourage image

There's no tags or description

Looks like no tags are added yet.

Study Analytics
Name
Mastery
Learn
Test
Matching
Spaced

No study sessions yet.

51 Terms

1
New cards

OR gate

Output is 1 only when one or both of its inputs are 1

2
New cards

Output is 1 only when both of its inputs are 1

3
New cards

Nand

4
New cards

Sequential Logic

circuit producing outputs based on present and past inputs to store info (at least one bit).

5
New cards

Combinational Logic

Circuit output only dependent on present combinational input values

6
New cards

What are the two edges

Rising edge and falling edge

7
New cards

What does a rising and falling edge do?

Signals transitions between high and low state

8
New cards

What does a falling edge indicate?

A signal turning off, becoming false

9
New cards

What does a rising edge indicate?

A signal turning on, becoming true

10
New cards

Rising edge

Low to high state

11
New cards

Falling edge

High to low state

12
New cards

What happens in a clock flip flop?

The output only changes when there is an edge on the clock input

13
New cards

Edge triggered 1

output doesn’t change unless theres a specified edge signal

14
New cards

Edge triggered 2

Edge is rising or falling

15
New cards

Edge triggered 3

The input with a triangle symbol indicates the clock input

16
New cards

When the D clock’s active edge occurs

Q takes the value of D

17
New cards

When there is no activity in D clock edge

Q keeps previous value

18
New cards

TRUE OR FALSE: All digital sys with synchronous logic have a system clock

True

19
New cards

TRUE OR FALSE: Sys clocks usually produced by an oscillator is a regular square wave signal

True

20
New cards

Asynchronous Inputs

Change the output immediately to a set value, without waiting for the clock.

21
New cards

Negative edge trigger JK Flip flop

REVIEW

22
New cards

What are the two Asynchronous inputs called?

Preset and Clear

23
New cards

Preset input forces output to what value?

Q=1

24
New cards

What is the meaning of Q in flip flops?

The main output

25
New cards

Clear input forces output to what value?

Q=0

26
New cards

What is this?

Asynchronous table condictions REVIEW

<p>Asynchronous table condictions REVIEW</p>
27
New cards

What indicates that signals are active low

The circles on the inputs ( The 0 on the signal causes the set or reset to occur)

28
New cards

TRUE OR FALSE: No clock edge is necessary for the set or reset to take effect

TRUE

29
New cards

A negative edge-triggered D flip-flop responds to asynchronous timing signals like preset (PRE) and clear (CLR)

30
New cards

What is the difference between synchronous and asynchronous inputs?

Asynchronous changes the output immediately while
Synchronous changes the output only when the clock (or control signal) is active.

31
New cards

ACTIVE means

High or Low

32
New cards

MSI

One chip contained the combinational logic to handle data

33
New cards

MUX

take several input signals and send only one of them to the output.

34
New cards

What are the mux sizes

35
New cards

┌────────────┐

D ─│ │

CLK│► │

└─────Q──────┘

Synchronous

36
New cards

┌────────────┐

D ─│ │

CLK│► │

CLR│o │

└─────Q──────┘

Asynchronous

37
New cards

┌────────────┐

J ─│ │

K ─│ │

CLK│► │

└─────Q──────┘

Synchronous

38
New cards

┌────────────┐

D ─│ │

CLK│►o │

└─────Q──────┘

Falling edge

39
New cards

┌────────────┐

D ─│ │

CLK│► │

PR │o │

└─────Q──────┘

Asynchronous

40
New cards

When does overflow occur

When ADDING 2 positives give a negative or 2 negatives give a positive

41
New cards

What indicates sign in sign bit system

1 = negative 0 = positive

42
New cards

A circuit that adds three bits and generates a sum and carry-out is know as a

Full adder

43
New cards

A circuit that adds two bits and generates a sum and carry-out is know as a

Half adder

44
New cards

When does overflow occur?

Results of binary addition and subtraction can’t be represented is too larger or small to fit in number of bits

45
New cards

Overflow in Binary addition

When you add two positive numbers but end up with a negative

46
New cards

Overflow in Binary subtraction

When you subtract two negative numbers but end up with a positive

47
New cards

If number being added has different signs

No overflow

48
New cards

If both numbers added have same signs

Overflow

49
New cards

If subtracted and signs are different its overflow because

The result has the same sign as the number being subtracted

50
New cards

Number being subtracted

Subtrahend

51
New cards