There is a tremendous variety of products, from single-chip microcomputers costing a few dollars to supercomputers costing tens of millions of dollars that can rightly claim the name "computer". (T/F)
2
New cards
F
The variety of computer products is exhibited only in cost. (T/F)
3
New cards
F
Computer organization refers to attributes of a system visible to the programmer. (T/F)
4
New cards
F
Changes in computer technology are finally slowing down. (T/F)
5
New cards
T
The textbook for this course is about the structure and function of computers. (T/F)
6
New cards
T
The number of bits used to represent various data types is an example of an architectural attribute. (T/F)
7
New cards
T
Interfaces between the computer and peripherals is an example of an organizational attribute. (T/F)
8
New cards
F
Historically the distinction between architecture and organization has not been an important one. (T/F)
9
New cards
T
A particular architecture may span many years and encompass a number of different computer models, its organization changing with changing technology. (T/F)
10
New cards
F
A microcomputer architecture and organization relationship is not very close. (T/F)
11
New cards
T
Changes in technology not only influence organization but also result in the introduction of more powerful and more complex architectures. (T/F)
12
New cards
T
The hierarchical nature of complex systems is essential to both their design and their description. (T/F)
13
New cards
T
Both the structure and functioning of a computer are, in essence, simple. (T/F)
14
New cards
T
A computer must be able to process, store, move, and control data. (T/F)
15
New cards
F
When data are moved over longer distances, to or from a remote device, the process is known as data transport. (T/F)
16
New cards
rapid
Computer technology is changing at a __________ pace. A. Slow B. Slow to medium C. Rapid D. Non-existent
17
New cards
architecture
Computer _________ refers to those attributes that have a direct impact on the logical execution of a program. A. Organization B. Specifics C. Design D. Architecture
18
New cards
I/O mechanisms
Architectural attributes include __________ . A. I/O mechanisms B. Control signals C. Interfaces D. Memory technology used
19
New cards
Organizational
_________ attributes include hardware details transparent to the programmer. A. Interface B. Organizational C. Memory D. Architectural
20
New cards
Architectural
It is a(n) _________ design issue whether a computer will have a multiply instruction. A. Architectural B. Memory C. Elementary D. Organizational
21
New cards
Organizational
It is a(n) _________ issue whether the multiply instruction will be implemented by a special multiply unit or by a mechanism that makes repeated use of the add unit of the system. A. Architectural B. Memory C. Mechanical D. Organizational
22
New cards
Hierarchical
A __________ system is a set of interrelated subsystems. A. Secondary B. Hierarchical C. Complex D. Functional
23
New cards
Peripheral
An I/O device is referred to as a __________. A. CPU B. Control device C. Peripheral D. Register
24
New cards
Data communications
When data are moved over longer distances, to or from a remote device, the process is known as __________. A. Data communications B. Registering C. Structuring D. Data transport
25
New cards
Main memory
The _________ stores data. A. System bus B. I/O C. Main memory D. Control unit
26
New cards
I/O
The __________ moves data between the computer and its external environment. A. Data transport B. I/O C. Register D. CPU interconnection
27
New cards
System bus
A common example of system interconnection is by means of a __________. A. Register B. System bus C. Data transport D. Control device
28
New cards
System interconnection
A _________ is a mechanism that provides for communication among CPU, main memory, and I/O. A. System interconnection B. CPU interconnection C. Peripheral D. Processor
29
New cards
Registers
_________ provide storage internal to the CPU. A. Control units B. ALUs C. Main memory D. Registers
30
New cards
ALU
The __________ performs the computer's data processing functions. A. Register B. CPU interconnection C. ALU D. System bus
31
New cards
F
The world's first general-purpose electronic digital computer was designed and constructed at The Ohio State University. (T/F)
32
New cards
T
John Mauchly and John Eckert designed the ENIAC. (T/F)
33
New cards
F
The major drawback of the EDVAC was that it had to be programmed manually by setting switches and plugging and unplugging cables. (T/F)
34
New cards
T
The IAS is the prototype of all subsequent general-purpose computers. (T/F)
35
New cards
T
The IAS operates by repetitively performing an instruction cycle. (T/F)
36
New cards
T
Backward compatible means that the programs written for the older machines can be executed on the new machine. (T/F)
37
New cards
F
A vacuum tube is a solid-state device made from silicon. (T/F)
38
New cards
T
Computers are classified into generations based on the fundamental hardware technology employed. (T/F)
39
New cards
F
System software was introduced in the third generation of computers. (T/F)
40
New cards
T
A wafer is made of silicon and is broken up into chips which consists of many gates and/or memory cells plus a number of input and output attachment points. (T/F)
41
New cards
T
IBM's System/360 was the industry's first planned family of computers. (T/F)
42
New cards
T
Intel's 4004 was the first chip to contain all of the components of a CPU on a single chip. (T/F)
43
New cards
T
Designers wrestle with the challenge of balancing processor performance with that of main memory and other computer components. (T/F)
44
New cards
F
The Intel x86 evolved from RISC design principles and is used in embedded systems. (T/F)
45
New cards
F
A common measure of performance for a processor is the rate at which instructions are executed, expressed as billions of instructions per seconds (BIPS). (T/F)
46
New cards
ENIAC
The _________ was the world's first general-purpose electronic digital computer. A. UNIVAC B. MARK IV C. ENIAC D. Hollerith's Counting Machine
47
New cards
World War II
The Electronic Numerical Integrator and Computer project was a response to U.S. needs during _________. A. The Civil War B. The French-American War C. World War I D. World War II
48
New cards
Vacuum tubes
The ENIAC used __________. A. Vacuum tubes B. Integrated circuits C. IAS D. Transistors
49
New cards
First
The ENIAC is an example of a _________ generation computer. A. First B. Second C. Third D. Fourth
50
New cards
Control unit
The __________ interprets the instructions in memory and causes them to be executed. A. Main memory B. Control unit C. I/O D. Arithmetic and logic unit
51
New cards
Words
The memory of the IAS consists of 1000 storage locations called __________. A. Opcodes B. Wafers C. VLSIs D. Words
52
New cards
Instruction register
The __________ contains the 8-bit opcode instruction being executed. A. Memory buffer register B. Instruction buffer register C. Instruction register D. Memory address register
53
New cards
Fetch cycle
During the _________ the opcode of the next instruction is loaded into the IR and the address portion is loaded into the MAR. A. Execute cycle B. Fetch cycle C. Instruction cycle D. Clock cycle
54
New cards
Transistors
Second generation computers used __________. A. Integrated circuits B. Transistors C. Vacuum tubes D. Large-scale integration
55
New cards
Integrated circuit
The __________ defines the third generation of computers. A. Integrated circuit B. Vacuum tube C. Transistor D. VLSI
56
New cards
Multicore
The use of multiple processors on the same chip is referred to as __________ and provides the potential to increase performance without increasing the clock rate. A. Multicore B. GPU C. Data channels D. MPC
57
New cards
Pentium
With the __________, Intel introduced the use of superscalar techniques that allow multiple instructions to execute in parallel. A. Core B. 8080 C. 80486 D. Pentium
58
New cards
Speed metric
The __________ measures the ability of a computer to complete a single task. A. Clock speed B. Speed metric C. Execute cycle D. Cycle time
59
New cards
All of the above
ARM processors are designed to meet the needs of _________. A. Embedded real-time systems B. Application platforms C. Secure applications D. All of the above
60
New cards
Clock tick
One increment, or pulse, of the system clock is referred to as a _________. A. Clock tick B. Cycle time C. Clock rate D. Cycle speed
61
New cards
T
At a top level, a computer consists of CPU, memory, and I/O components. (T/F)
62
New cards
T
The basic function of a computer is to execute programs. (T/F)
63
New cards
T
Program execution consists of repeating the process of instruction fetch and instruction execution. (T/F)
64
New cards
F
Interrupts do not improve processing efficiency. (T/F)
65
New cards
F
An I/O module cannot exchange data directly with the processor. (T/F)
66
New cards
F
A key characteristic of a bus is that it is not a shared transmission medium. (T/F)
67
New cards
T
Computer systems contain a number of different buses that provide pathways between components at various levels of the computer system hierarchy. (T/F)
68
New cards
T
In general, the more devices attached to the bus, the greater the bus length and hence the greater the propagation delay. (T/F)
69
New cards
F
It is not possible to connect I/O controllers directly onto the system bus. (T/F)
70
New cards
T
The method of using the same lines for multiple purposes is known as time multiplexing. (T/F)
71
New cards
T
Timing refers to the way in which events are coordinated on the bus. (T/F)
72
New cards
F
With asynchronous timing the occurrence of events on the bus is determined by a clock. (T/F)
73
New cards
T
Because all devices on a synchronous bus are tied to a fixed clock rate, the system cannot take advantage of advances in device performance. (T/F)
74
New cards
F
The unit of transfer at the link layer is a phit and the unit transfer at the physical layer is a flit. (T/F)
75
New cards
T
A key requirement for PCIe is high capacity to support the needs of higher data rate I/O devices such as Gigabit Ethernet. (T/F)
76
New cards
John von Neumann
Virtually all contemporary computer designs are based on concepts developed by __________ at the Institute for Advanced Studies, Princeton. A. John Maulchy B. John von Neumann C. Herman Hollerith D. John Eckert
77
New cards
All of the above
The von Neumann architecture is based on which concept? A. Data and instructions are stored in a single read-write memory B. The contents of this memory are addressable by location C. Execution occurs in a sequential fashion D. All of the above
78
New cards
Software
A sequence of codes or instructions is called __________. A. Software B. Memory C. An interconnect D. A register
79
New cards
Instruction
The processing required for a single instruction is called a(n) __________ cycle. A. Execute B. Fetch C. Instruction D. Packet
80
New cards
Hardware failure interrupt
A(n) _________ is generated by a failure such as power failure or memory parity error. A. I/O interrupt B. Hardware failure interrupt C. Timer interrupt D. Program interrupt
81
New cards
Program interrupt
A(n) _________ is generated by some condition that occurs as a result of an instruction execution. A. Timer interrupt B. I/O interrupt C. Program interrupt D. Hardware failure interrupt
82
New cards
All of the above
The interconnection structure must support which transfer? A. Memory to processor B. Processor to memory C. I/O to or from memory D. All of the above
83
New cards
System bus
A bus that connects major computer components (processor, memory, I/O) is called a __________. A. System bus B. Address bus C. Data bus D. Control bus
84
New cards
Address lines
The __________ are used to designate the source or destination of the data on the data bus. A. System lines B. Data lines C. Control lines D. Address lines
85
New cards
Data bus
The data lines provide a path for moving data among system modules and are collectively called the _________. A. Control bus B. Address bus C. Data bus D. System bus
86
New cards
Protocol
A __________ is the high-level set of rules for exchanging packets of data between devices. A. Bus B. Protocol C. Packet D. QPI
87
New cards
Lane
Each data path consists of a pair of wires (referred to as a __________) that transmits data one bit at a time. A. Lane B. Path C. Line D. Bus
88
New cards
Transaction layer
The _________ receives read and write requests from the software above the TL and creates request packets for transmission to a destination via the link layer. A. Transaction layer B. Root layer C. Configuration layer D. Transport layer
89
New cards
All of the above
The TL supports which of the following address spaces? A. Memory B. I/O C. Message D. All of the above
90
New cards
Routing
The QPI _________ layer is used to determine the course that a packet will traverse across the available system interconnects. A. Link B. Protocol C. Routing D. Physical
91
New cards
T
No single technology is optimal in satisfying the memory requirements for a computer system. (T/F)
92
New cards
T
A typical computer system is equipped with a hierarchy of memory subsystems, some internal to the system and some external. (T/F)
93
New cards
F
External memory is often equated with main memory. (T/F)
94
New cards
T
The processor requires its own local memory. (T/F)
95
New cards
F
Cache is not a form of internal memory. (T/F)
96
New cards
F
The unit of transfer must equal a word or an addressable unit. (T/F)
97
New cards
T
Both sequential access and direct access involve a shared read-write mechanism. (T/F)
98
New cards
T
In a volatile memory, information decays naturally or is lost when electrical power is switched off. (T/F)
99
New cards
T
To achieve greatest performance the memory must be able to keep up with the processor. (T/F)
100
New cards
F
Secondary memory is used to store program and data files and is usually visible to the programmer only in terms of individual bytes or words. (T/F)