EE 238 MODULE 5

studied byStudied by 8 people
0.0(0)
Get a hint
Hint

is generally a three terminal device which could be used in applications wherein bipolar junction transistors are used.

1 / 50

flashcard set

Earn XP

Description and Tags

51 Terms

1

is generally a three terminal device which could be used in applications wherein bipolar junction transistors are used.

FET

New cards
2

It is a _________ device as compared to a BJT which is a current controlled device.

voltage controlled device

New cards
3

The term_____ is used because for FETs, an electric field established by the carriers controls the conduction path of the output current without the need for direct contact between the input signal parameters and the output signal parameters.

Field Effect

New cards
4

It is a ____ device because current flow is only _____ on either electron flow (n channel) or hole flow (p channel).

Unpolar, Dependent

New cards
5

BJT is a _____ device because current flow is always dependent on electron flow (n material) and hole flow (p material).

Bipolar

New cards
6

FETs have very high ____ (1 Mohm to hundreds of Mohm or higher), because the p-n junction at the input is operated in the reverse biased condition (for JFET), the gate is insulated (for MOSFET), or the gate has a

Input impedance

New cards
7

Junction field effect transistor (JFET), which has two types:

N channel and P channel

New cards
8

Metal oxide semiconductor field effect transistor (MOSFET) also called Insulated Gate FET or IGFET, which has two types:

Depletion MOSFET (N channel or P channel) and Enhancement MOSFET (N channel or P channel)

New cards
9

Metal semiconductor field effect transistor (MESFET), which has two types:

Depletion MESFET (N channel or P channel) and Enhancement MESFET (N channel or P channel)

New cards
10

Commercial MESFETs are typically made up of?

N channel only because N channel MESFETs are faster compared to P channel MESFETs.

New cards
11

JFETs have three terminals:

Gate, Drain and the Source

New cards
12

is used to control the flow of current flowing through the drain and the source.

The Gate

New cards
13

is the same as the source current. Both currents flow through the channel of the FET.

The drain current

New cards
14

• The drain and the source are connected to both ends of

the n type material

New cards
15

The drain current and source current are

equal in value.

New cards
16

Drain and source current flows

through the channel

New cards
17

made up of two materials which are internally connected

The Gate is

New cards
18

The channel is sandwiched between

the two gate materials

New cards
19

If the depletion region increases in width, the width of the channel decreases, and

less current could flow through the channel, thus the drain and source current will be lower.

New cards
20

Decrease in width of the depletion region results to

higher drain current.

New cards
21

The width of the depletion region can be increased

by increasing the reverse bias voltage between the gate and the source and between the gate and the drain.

New cards
22

Thus the drain current and source current can be controlled by changing the

reverse bias voltage between the gate and the source and between the gate and the drain.

New cards
23

For an n-channel JFET - When voltage between the gate and source (VGS) is 0 volt, and the voltage between the drain and the source (VDS) is positive at the Drain, the following conditions exist:

Depletion region between the Gate and the Drain is wider than the depletion region between the Gate and the Source, because the p-n junction between the Drain and the Gate is more reverse biased than the p-n junction between the Gate and the Source.

New cards
24

Conventional current flows from Drain to Source through the channel, and the current is only

limited by the resistance of the n-channel between the drain and the source.

New cards
25

Drain current (ID ) is equal to

the Source current (IS )

New cards
26

When Drain to Source voltage (VDS) increases, Drain current (ID ) and Source current (IS )

also increase until VDS reaches the pinch off voltage (Vp), which is the pinch off voltage when VGS = 0 volt.

New cards
27

When VDS increases beyond VP , Drain current (ID ) does not increase and practically remains at a constant saturation level called IDSS

(Saturation Drain Current when VGS = 0).

New cards
28

When Drain to Source voltage (VDS) increases, Drain current (ID ) and Source current (IS ) also increase until VDS reaches the

pinch off voltage (Vp), which is the pinch off voltage when VGS = 0 volt.

New cards
29

the Drain to Source resistance is approaching an “infinite” value, as any increase in VDS

does not result in an increase in Drain current.

New cards
30

As the Drain to source voltage (VDS) increases beyond Vp, the region of close contact between the two depletion region

increases

New cards
31

– IDSS is the maximum Drain current (Source current also, ID=IS ) for the JFET when VGS = 0 volt and VDS > |VP |, as long as VDS does not reach

the breakdown voltage.

New cards
32

When VDS reaches the maximum allowed value (breakdown voltage – VDS max )

Drain current becomes very high and the FET could be damaged.

New cards
33

For low values of VDS (VDS < VP ) , resistance from drain to source is relatively

constant

New cards
34

Gate current (IG ) is practically equal to _____ because the p-n junctions are reverse biased.

Zero

New cards
35

– For p-channel JFET, the same conditions exist, except the polarity of the Drain to Source voltage (VDS) is ______, and the direction of the Drain current (IDS) is also ________.

Reversed

New cards
36

The Drain current is typically controlled by

varying the Gate to Source voltage (VGS).

New cards
37

When VGS is more negative than the Source (for n-channel) and the Drain to Source voltage (VDS) is positive at the Drain

Gate to Source voltage (VGS) is more reverse biased than when Gate to Source voltage is equal to zero.

New cards
38

The depletion region between the Gate and the Source is

wider than when the Gate to Source voltage (VGS) is equal to zero

New cards
39

As the Gate to Source voltage (VGS) becomes more negative at the Gate, the saturation level of the Drain current

decreases and saturation level occurs at lower values of VDS.

New cards
40

The characteristic curve of JFET has three regions which are

ohmic region, saturation region, and breakdown region.

New cards
41

Others call the saturation region as

beyond pinchoff region, constant current region, or linear amplification region.

New cards
42

Others include another region called cutoff region at which

drain current is equal to zero.

New cards
43
New cards
44
New cards
45
New cards
46
New cards
47
New cards
48
New cards
49
New cards
50
New cards
51
New cards

Explore top notes

note Note
studied byStudied by 18 people
... ago
4.0(1)
note Note
studied byStudied by 12 people
... ago
5.0(1)
note Note
studied byStudied by 34 people
... ago
5.0(1)
note Note
studied byStudied by 13 people
... ago
5.0(2)
note Note
studied byStudied by 1 person
... ago
5.0(1)
note Note
studied byStudied by 57 people
... ago
5.0(1)
note Note
studied byStudied by 22 people
... ago
5.0(1)
note Note
studied byStudied by 1975 people
... ago
4.7(11)

Explore top flashcards

flashcards Flashcard (93)
studied byStudied by 1 person
... ago
5.0(1)
flashcards Flashcard (115)
studied byStudied by 13 people
... ago
5.0(2)
flashcards Flashcard (22)
studied byStudied by 17 people
... ago
5.0(3)
flashcards Flashcard (75)
studied byStudied by 2 people
... ago
5.0(1)
flashcards Flashcard (29)
studied byStudied by 27 people
... ago
5.0(2)
flashcards Flashcard (40)
studied byStudied by 1 person
... ago
5.0(1)
flashcards Flashcard (20)
studied byStudied by 1 person
... ago
5.0(1)
flashcards Flashcard (134)
studied byStudied by 2615 people
... ago
4.0(26)
robot