1.1.1 Structure and function of the processor

0.0(0)
studied byStudied by 6 people
call kaiCall Kai
learnLearn
examPractice Test
spaced repetitionSpaced Repetition
heart puzzleMatch
flashcardsFlashcards
GameKnowt Play
Card Sorting

1/42

flashcard set

Earn XP

Description and Tags

Registers and buses. FDE cycle. Factors affecting the CPUs performance. Pipelining. Computer architecture.

Last updated 11:52 AM on 5/11/23
Name
Mastery
Learn
Test
Matching
Spaced
Call with Kai

No analytics yet

Send a link to your students to track their progress

43 Terms

1
New cards
Arithmetic Logic Unit (ALU)
\-handles arithmetic and logical operations
2
New cards
The Control Unit (CU)
\--directs the operations within the CPU
3
New cards
Jobs of the CU
\-controlling and coordinating the CPUs activities

\-managing the flow of data between the CPU and other devices

\-accepting the next instruction

\-decoding instructions

\-storing the result of operations back in memory
4
New cards
Registers
\-small amounts of high speed memory within the CPU

\-used to temporarily store data
5
New cards
The registers
\-program counter

\-accumulator

\-memory data register

\-current instruction register

\-memory address register
6
New cards
Program counter
\-holds the address of the next instruction to be executed
7
New cards
Accumulator
\-stores the results of calculations
8
New cards
memory address register
\-holds the address of a location that is to be read from or written to
9
New cards
Memory data register
\-temporarily stores the instruction that has been fetch and is waiting to be executed
10
New cards
Current instruction register
\-holds the current instruction being executed

\-divides the instruction into operand and opcode
11
New cards
buses
\-sets of parallel wires that connect components inside the CPU
12
New cards
bus width
\-width of the bus is the number of parallel wires the bus has

\-width is directly proportional to the number of bits that can be transferred in one go
13
New cards
The system bus
\-made up of the data bus, control bus and address bus
14
New cards
Data bus
\-bi-directional

\-transports instructions and data between components
15
New cards
Address bus
\-uni-directional

\-transmits the memory address where the data is to be sent to or retrieved from
16
New cards
Control bus
\-bi-directional

\-transmits control signals between internal and external components
17
New cards
Control signals
\-bus request

\-bus grant

\-memory write

\-memory read

\-interrupt request

\-clock
18
New cards
Bus request
\-shows that the device is requesting use of the data bus
19
New cards
Bus grant
\-shows that the CPU has granted access to the data bus
20
New cards
memory read
\-data is read from a specific location to be placed on the data bus
21
New cards
memory write
\-data is written into the addressed location using the control bus
22
New cards
interrupt request
\-shows that a device is requesting access to the CPU
23
New cards
clock
\-synchronises the operations of the processor
24
New cards
Fetch decode execute cycle
\-the sequence of operations that are carried out to execute an instruction
25
New cards
Fetch
\-address held in the PC is copied to the MAR

\-instruction held at that address is copied to the MDR by the data bus

\-value held in the MDR is copied into the CIR

\-content of the PC is incremented by 1
26
New cards
Decode
\-the content of the CIR are split into operand and opcode

\-the control unit decodes the instruction
27
New cards
Execute
\-the instruction is carried out
28
New cards
Factor affecting CPU performance
\-clock speed

\-number of cores

\-cache

\-pipelining
29
New cards
Clock speed
\-determined by the system clock

\-measured in Hz per second

\-the number of clock cycles completed in one second
30
New cards
Number of cores
\-each core can carry out its own FDE cycle independently of other cores

\-not all programs are optimised for using multiple cores
31
New cards
Cache
\-small amount of memory that sits near the CPU

\-fast access

\-stores frequently used instructions and data

\-3 levels
32
New cards
Level 1 cache
\-very fast

\-small capacity
33
New cards
level 2 cache
\-relatively fast

\-medium capacity
34
New cards
Level 3 cache
\-large capacity

\-not very fast
35
New cards
pipelining
\-concurrent processing of multiple instruction

\-next instruction is fetched while the current one is decoded and the previous one is executed
36
New cards
advantages of pipelining
\-reduces the amount of time the CPU is kept idle

\-speeds up execution
37
New cards
Von Neumann architecture
\-one control unit, ALU, registers and memory

\-data and instructions stored in the same memory and use the same data bus
38
New cards
Harvard architecture
\-physically separate memories for instructions and data

\-mainly used with embedded processors
39
New cards
Von Neumann advantages
\-cheaper to develop

\-control unit is easier to design

\-programs can be optimised to size
40
New cards
Harvard advantages
\-quicker as data and instructions can be fetched at the same time

\-memories can be different sizes which can make more efficient use of the available space
41
New cards
Contemporary processing
\-combination of Von Neumann and Harvard

\-uses Von Neumann when working with data and instruction in main memory

\-uses Harvard when working with cache

\-instruction cache and data cache
42
New cards
RAM
\-random access memory

\-stores data and instruction that are currently being used

\-volatile
43
New cards
ROM
\-read only memory

\-stores the BIOS

\-non-volatile

Explore top flashcards

Glossary 7
Updated 1004d ago
flashcards Flashcards (20)
english 9 vocab 2
Updated 1116d ago
flashcards Flashcards (25)
MIl lesson 3
Updated 1075d ago
flashcards Flashcards (23)
English Vocab 9
Updated 429d ago
flashcards Flashcards (35)
Glossary 7
Updated 1004d ago
flashcards Flashcards (20)
english 9 vocab 2
Updated 1116d ago
flashcards Flashcards (25)
MIl lesson 3
Updated 1075d ago
flashcards Flashcards (23)
English Vocab 9
Updated 429d ago
flashcards Flashcards (35)