Computer Systems 4.1 &4.2

0.0(0)
studied byStudied by 0 people
0.0(0)
full-widthCall Kai
learnLearn
examPractice Test
spaced repetitionSpaced Repetition
heart puzzleMatch
flashcardsFlashcards
GameKnowt Play
Card Sorting

1/15

flashcard set

Earn XP

Description and Tags

Notes for 4.1 and 4.2

Study Analytics
Name
Mastery
Learn
Test
Matching
Spaced

No study sessions yet.

16 Terms

1
New cards

Name the four main sub-systems of the von Neumann Architecture.

Memory, ALU (Arithmetic Logic Unit), Control Unit, and Input/Output System (I/O).

2
New cards

What is the "stored-program concept"?

The idea that program instructions are stored in the main memory during execution.

3
New cards

What are the three primary types of System Buses?

data Bus, Address Bus, and Control Bus.

4
New cards

What is the function of the Control Bus?

To carry the control signals and commands that synchronize operations between system components.

5
New cards

What term describes memory that loses its stored data when power is removed?

Volatile (This applies to Main Memory/RAM).

6
New cards

What unit within the CPU performs all arithmetic and logic operations?

The Arithmetic Logic Unit (ALU).

7
New cards

Which component is responsible for controlling the Fetch-Decode-Execute cycle?

The Control Unit (CU).

8
New cards

What mechanism allows an I/O device to pause the CPU's current operation because it needs attention?

An Interrupt.

9
New cards

What is the two-part structure of a typical CPU instruction?

The Op-Code (the operation) and the Operand (the address/data location).

10
New cards

Which register holds the address of the next instruction to be executed?

The Program Counter (PC).

11
New cards

Which register holds the address of the memory location currently being accessed (read/write)?

The Memory Address Register (MAR).

12
New cards

Which register holds the current instruction being processed?

The Instruction Register (IR).

13
New cards

During the Fetch stage, what is the primary role of the Program Counter (PC)?

Its address is copied to the MAR, and the PC is then incremented to point to the next instruction.

14
New cards

Which CPU component is responsible for interpreting the instruction during the Decode stage?

The Control Unit (CU).

15
New cards

Which CPU component performs the operation if the instruction is an arithmetic calculation during the Execute stage?

The Arithmetic Logic Unit (ALU)

16
New cards

What is the term for when the CPU's sequential execution is temporarily halted to deal with a high-priority event?

An Interrupt.