1.1.2 CISC and RISC

0.0(0)
studied byStudied by 0 people
learnLearn
examPractice Test
spaced repetitionSpaced Repetition
heart puzzleMatch
flashcardsFlashcards
Card Sorting

1/12

encourage image

There's no tags or description

Looks like no tags are added yet.

Study Analytics
Name
Mastery
Learn
Test
Matching
Spaced

No study sessions yet.

13 Terms

1
New cards

what is CISC

complex instruction set computer

2
New cards

what is RISC

reduced instruction set computer

3
New cards

compare the power comsumption and cost of RISC and CISC

CISC more power consumptions and more expensive because of complex circuitry, RISC less power consumption and less expensive due to more simplistic circuitry.

4
New cards

benefits of CISC

compatable with dated software, less RAM required to load CISC programs (has more modes of addressing, shorter assembly code length)

5
New cards

drawbacks of RISC

harder to code complex code (limited instruction set), longer programs ( may take up more storage), CPUs run at a lower clock speed

6
New cards

which allows pipelining

RISC only takes one clock cycle to complete it also has a limited instruction set and which allows for efficient execution of instructions in parallel.

7
New cards

compare the complexity of the source code

RISC has more complex source code than CISC, it has to use more instructions so it becomes more complex.

8
New cards

uses of CISC

laptops, desktops

9
New cards

uses of RISC

mobile phones, tablets

10
New cards

benefits of RISC

pipelining is possible because instructions usually take 1 clock cycle to complete, less circuitry easier and cheaper to manufacture. low power consumption

11
New cards

drawback of CISC

chips are larger and more complex, more power consumption, more expensive to manufacture, heat emission are high.

12
New cards

How are today’s processors built

Combination of CISC and RISC in order to maximise the advantages of both.

13
New cards

Drawback of a today’s desktop computers and mini computers

increases design complexity and cost due to the integration of both CISC and RISC ISA(instruction set architecture). Produces more heat.