A- Level OCR Computer Science - Types of Processors

0.0(0)
studied byStudied by 2 people
learnLearn
examPractice Test
spaced repetitionSpaced Repetition
heart puzzleMatch
flashcardsFlashcards
Card Sorting

1/3

Study Analytics
Name
Mastery
Learn
Test
Matching
Spaced

No study sessions yet.

4 Terms

1
New cards

Issues in von Neumann architecture

Data and programs share the same memory

A program may overwrite data with programming instructions if not written carefully

Program instructions may also be overwritten with data

Programs and data share the same bus = slower processing due to traffic

Word size for programs and data are the same

<p>Data and programs share the same memory</p><p>A program may overwrite data with programming instructions if not written carefully</p><p>Program instructions may also be overwritten with data</p><p>Programs and data share the same bus = slower processing due to traffic</p><p>Word size for programs and data are the same</p>
2
New cards

Harvard architecture

Harvard architecture uses two separate memory space for data and program

This means that Harvard architecture use a separate buses for each memory space

Programs and data can be processed simultaneously = better processing speed

No chance of overwritten data

Characteristics of program memory and data memory may be different

<p>Harvard architecture uses two separate memory space for data and program</p><p>This means that Harvard architecture use a separate buses for each memory space</p><p>Programs and data can be processed simultaneously = better processing speed</p><p>No chance of overwritten data</p><p>Characteristics of program memory and data memory may be different</p>
3
New cards

von Neumann architecture vs. Harvard architecture

<p></p>
4
New cards

Modern Computer Architecture

Both types of architecture are used in modern computers.

The main memory follows the von Neumann architecture

Whereas, the cache memory follows the Harvard architecture

Advanced digital signal processors provide multiple buses for data transmission with separate buses for read and write operations.