1/22
Looks like no tags are added yet.
Name | Mastery | Learn | Test | Matching | Spaced |
---|
No study sessions yet.
Which instruction of ARMv7 will store the result after the operation performed?
Reverse Subtract (RSB)
Which one is the result of converting decimal 256 to uint8_t?
Out of range
What is the range (min–max) of data type intN?
–2^(N–1) to 2^(N–1)–1
Which one is the decimal value by converting binary 0b01101101?
91
For SBC R1, R1, R3 in ARMv7, what’s the operation performed?
R1 = R1 – R3 – (1 – C)
What’s the value of R0 after these instructions?
MOV R0, #11
MOV R1, #7
CMP R0, R1
BGT skip
ADDS R0, R0, R1
skip:
SUB R0, R0, #6
5
What is the primary purpose of the IT instruction in ARMv7?
To set up conditional execution of up to four subsequent instructions
Which one is NOT a convention of the ARMv7 procedure-calling mechanism?
The flags values are stored in the PC
Which instruction is typically used in ARMv7 to return from a subroutine?
BX LR
Which register in ARMv7 is used to store the return address during a subroutine call?
R14 (LR)
What’s the value of R1 after these instructions?
MOV R0, #11
MOV R1, #12
CMP R0, R1
BGT skip
MOV R1, R0
skip:
BX LR
11
Which register stores the floating-point status flags?
FPSCR
The result of a VLDR.F64 operation is loaded into which register?
D0 register
Review the function on the right: how many clock cycles will be executed for MOV R0, #4?
0 clock cycles
What is the normalized form for 13.25 in binary?
1.10101 × 2³
How does paging improve system performance?
By reducing fragmentation and keeping frequently used pages in memory
Which of the following describes temporal locality?
Accessing the same memory location repeatedly
If data is not found in any cache level, where is it accessed from?
System memory
Which description for the VFP coprocessor is incorrect?
VCVT instruction supports S registers, D registers, and R registers
What’s the clock cycle of the Intel Core i9-14900K 4.4 GHz Desktop Processor?
0.2273 nanoseconds
What is the drawback of physical memory?
All of the above
In the 3-stage pipeline, which clock cycle is incorrect for the execution of 3 instructions optimally?
C4 (X3; D3)
For the instruction POP {R5, R7, R3}, what’s the order of execution?
POP R3 → POP R5 → POP R7