Von Neumann Architecture

studied byStudied by 0 people
0.0(0)
learn
LearnA personalized and smart learning plan
exam
Practice TestTake a test on your terms and definitions
spaced repetition
Spaced RepetitionScientifically backed study method
heart puzzle
Matching GameHow quick can you match all your cards?
flashcards
FlashcardsStudy terms and definitions

1 / 48

encourage image

There's no tags or description

Looks like no one added any tags here yet for you.

49 Terms

1

What is the Von Neumann architecture?

it's when instruction data and program data are stored in the same memory

<p>it's when instruction data and program data are stored in the same memory</p>
New cards
2

What is the CPU ?

Central Processing Unit, responsible for processing instructions given to a computer

New cards
3

What does the CPU consist of ?

- Arithmetic Logic Unit

- Control Unit

- Cache Memory

New cards
4

What is a bus ?

the connection between the processor, memory and input-output devices → buses are a communication system used to transfer data between components

New cards
5

What are the 3 types of buses ?

- address bus

- data bus

- control bus

New cards
6

What is the system bus ?

made up of the data bus, address bus, and control bus

<p>made up of the data bus, address bus, and control bus</p>
New cards
7

What does unidirectional mean ?

data only flows in one direction, from the processor to memory and input-output devices

New cards
8

What does bidirectional mean ?

data flows in both directions, from the processor to memory and input-output devices

New cards
9

What is the address bus ?

a unidirectional bus that transmits the address from the processor to memory and input-output devices

New cards
10

What is the data bus ?

a bidirectional bus used to transmit data and instructions between the processor, memory and input-output devices

New cards
11

Features of the data bus ?

memory is divided into several fixed segments called words

- words can be 16,32 or 64 bits depending on the processor usually relative to operating system

New cards
12

What is the control bus ?

a bidirectional bus that transmits timing, status signals and commands between the processor, memory and input/output devices

New cards
13

What are the different control signals ?

- clock

- memory read

- memory write

- bus request

- bus grant

- interrupt request

New cards
14

What does clock do ?

synchronises the operations on a computer

New cards
15

What does memory read do ?

the contents in the specified address is copied to the data bus

New cards
16

What does memory write do ?

the contents in the data bus is copied to the specified address

New cards
17

What does bus request do ?

a device requests to use the data bus so that it can perform the Read/Write operation

New cards
18

What does bus grant do ?

the signal from the processor indicating that the device is granted access to use the data bus

New cards
19

What does interrupt request do ?

a signal sent from a device or software to the processor which temporarily stops the current process and initiates an interrupt service routine

New cards
20

What are the different registers ?

- program counter (PC)

- current instruction register (CIR)

- memory address register (MAR)

- memory data register (MDR)

- status register (SR)

- accumulator (ACC)

<p>- program counter (PC)</p><p>- current instruction register (CIR)</p><p>- memory address register (MAR)</p><p>- memory data register (MDR)</p><p>- status register (SR)</p><p>- accumulator (ACC)</p>
New cards
21

What does the program counter do ?

holds the address of the next instruction to be executed

New cards
22

What does the current instruction register do ?

holds the current instruction being executed

<p>holds the current instruction being executed</p>
New cards
23

What is the instruction made up of ?

- opcode → what to do with it

- operand → what to do it to, can contain actual data or address where data is found

New cards
24

What does the memory address register do ?

holds the address of the register from which data is read, or to which data is to be written

New cards
25

What does the memory data register do ?

temporarily stores the data being read from or written to the memory

New cards
26

What does the status register do ?

holds the bits that are set or cleared based on the result of an instruction

New cards
27

What is the memory unit ?

consists of partitions which contain data and an address

New cards
28

What does the address do ?

uniquely identifies every location in memory and the contents are in binary form.

<p>uniquely identifies every location in memory and the contents are in binary form.</p>
New cards
29

How does the READ operation work ?

address you want to copy contents from is copied to the MAR a read signal is then sent by the processor to the memory, contents are then copied to the MDR

New cards
30

How does the WRITE operation work ?

data is first written to the MDR and then the address of where you're writing to is written to the MAR, a write signal is sent by the processor to the memory unit through the control bus and the location is written to with data in the MDR

New cards
31

What does the Arithmetic Logic Unit do ?

responsible for arithmetic functions e.g. addition and logic operations e.g. AND, OR, NOT, etc

New cards
32

What is the Accumulator ?

the register that stores the result of arithmetic and logical operations performed by a processor

New cards
33

What does the Control Unit do ?

responsible for controlling the memory, processor and input-output devices, contains CIR and PC

New cards
34

Main function of the Control Unit ?

reads the instructions from the memory, decodes it and sends control signals to the memory and input-output devices

New cards
35

What is an input device ?

converts the signals sent by humans into a form that can be understood by the computer e.g. keyboard

New cards
36

What is an output device ?

convert the information from the computer into a form that is understandable by humans e.g. printers

New cards
37

What is the I/O (input/output) controller ?

responsible for receiving the requests from the processor and sending control signals to the device specified for that operation

New cards
38

What does an I/O controller consist of ?

- an interface to connect it to the system or I/O bus

- a set of data, command and status registers

- an interface that connects it to the cable connecting the device and the processor

New cards
39

What is the fetch decode execute cycle ?

to carry out the instructions, the processor fetches the data and instructions from the memory and stores it in suitable registers, these instructions are decoded and then executed

<p>to carry out the instructions, the processor fetches the data and instructions from the memory and stores it in suitable registers, these instructions are decoded and then executed</p>
New cards
40

What happens in the fetch stage ?

program counter contains the location of the

instruction that is to be executed next, this address

is copied to MAR, instruction is then fetched from the memory and copied to MDR first, then the contents of the MDR are copied to the CIR, the value in a program counter is incremented by 1 and, hence, the instruction in the next memory location is processed

New cards
41

What happens in the decode stage ?

instructions are decode so that it can be executed

New cards
42

What happens in the execute stage ?

the processor sends control signals to the memory unit and input-output devices using the decoded instruction

New cards
43

Example of an interrupt ?

e.g. when paper is jammed in a printer, the CPU prompts the user to check the status.

New cards
44

Benefits of an interrupt ?

allows computer to carry out many tasks at the same time

New cards
45

How does an interrupt work ?

when the interrupt is serviced, the status of the

current job is saved, the contents of registers; PC and

CIR are saved on to the system stack, once it's serviced the current job is serviced according to it's status from before it was saved

New cards
46

What is a vector ?

points to the code that's associated with that interrupt

New cards
47

What is the vectored interrupt mechanism ?

processor identifies type of interrupt and then points to vector and processes the interrupt service routine

New cards
48

How to fix issue of an interrupt being serviced in the middle of another interrupt ?

- save the status of the current interrupt processing and proceed to service the new interrupt

- set priorities

New cards
49

What are priorities for interrupts ?

it can be decided whether the current interrupt service should be paused or not e.g. low battery should be high priority

New cards
robot