4.7.3 Structure and Role of the Processor and all its Components

studied byStudied by 0 people
0.0(0)
learn
LearnA personalized and smart learning plan
exam
Practice TestTake a test on your terms and definitions
spaced repetition
Spaced RepetitionScientifically backed study method
heart puzzle
Matching GameHow quick can you match all your cards?
flashcards
FlashcardsStudy terms and definitions

1 / 32

encourage image

There's no tags or description

Looks like no one added any tags here yet for you.

33 Terms

1

Central Processing Unit (CPU)

the overall brain of a computer that executes instructions to run programs

New cards
2

Arithmetic Logic Unit(ALU)

part of the CPU that performs all the arithmetic and logic operations

New cards
3

Control Unit (CU)

part of the CPU that manages CPU activities and co-ordinates the fetch-execute cycle

New cards
4

Registers

they are small high-speed storage locations for temporary data during processing.

New cards
5

Program Counter (PC)

a type of register that holds the memory address of the next instruction to execute

New cards
6

Current Instruction Register (CIR)

a type of register that stores the instruction currently being executed

New cards
7

Memory Address Register (MAR)

a type of register that contains the memory address of the location to be read from from or written to

New cards
8

Memory Data Register (MDR)

a type of register that holds the data read from or written to memory

New cards
9

Status Register (SR)

a type of register that holds status bits that indicate system states, such as interrupts

New cards
10

Clock

part of the CPU that generates timing signals at a regular frequency allowing for instructions to be processed

New cards
11

CPU Buses

they are communication channels between the CPU and other PC components

New cards
12

The Fetch-Execute Cycle

a continuous process the CPU uses to execute instructions.

New cards
13

The Fetch Stage

a stage of the fetch-execute cycle where the instruction from memory is retrieved

New cards
14

The Decode Stage

part of the fetch-execute-cycle where the retrieved instruction is converted to binary

New cards
15

The Execute Stage

part of the fetch-execute cycle where the decoded instruction is carried out

New cards
16

The Instruction Set

defines all operations a processor can perform and are stored in machine code

New cards
17

Opcode

this specifies the action to be performed on the operands

New cards
18

Operands

data or memory location that the opcode is performed on

New cards
19

Immediate Addressing

the type of addressing where the operand contains the actual value

New cards
20

Direct Addressing

the type of addressing where the operand specifies a memory address

New cards
21

Logical Shift

this is a binary operation that shifts all bit either left or right

New cards
22

Interrupts

a signal where another part of the computer is requesting the attention of the CPU

New cards
23

Detection of an Interrupt

this is the process where the control unit identifies the changes in the status register during the fetch-execute cycle

New cards
24

Handling of an Interrupt

this is the process where the CPU halts its current task, saves the volatile environment and executes an Interrupt Service Routine to process the interrupt

New cards
25

Vectored Interrupt Method

this is where the ISR is specific to the type of interrupt

New cards
26

Cores

a part of the CPU which can independently run its own fetch-execute cycle

New cards
27

Cache

small high-speed memory built into the CPU that stores frequently used data to reduce access

New cards
28

Clock Speed

this factor determines the number of cycles per second measured in GHz

New cards
29

Word Length

this is the number of bits processed by the CPU as a single unit

New cards
30

Address Bus width

this type of bus width determines the range of memory addresses the CPU can access

New cards
31

Data Bus Width

this type of bus width determines how much data can be transferred in one cycle

New cards
32

Von Neuman Architecture

this CPU architecture uses a single memory for instructions and data which can cause a bottleneck; used in most traditional computers

New cards
33

Harvard Architecture

this CPU architecture separates memory for instructions and data improving speed; mostly used in embedded systems and DSPs

New cards

Explore top notes

note Note
studied byStudied by 14 people
1005 days ago
4.0(1)
note Note
studied byStudied by 162 people
624 days ago
5.0(1)
note Note
studied byStudied by 16 people
122 days ago
5.0(1)
note Note
studied byStudied by 22 people
743 days ago
5.0(1)
note Note
studied byStudied by 61 people
882 days ago
4.0(1)
note Note
studied byStudied by 8 people
176 days ago
5.0(1)
note Note
studied byStudied by 10 people
898 days ago
5.0(1)
note Note
studied byStudied by 255 people
686 days ago
4.8(9)

Explore top flashcards

flashcards Flashcard (127)
studied byStudied by 31 people
911 days ago
5.0(1)
flashcards Flashcard (20)
studied byStudied by 19 people
266 days ago
5.0(1)
flashcards Flashcard (20)
studied byStudied by 8 people
784 days ago
5.0(1)
flashcards Flashcard (28)
studied byStudied by 29 people
737 days ago
5.0(2)
flashcards Flashcard (67)
studied byStudied by 9 people
837 days ago
5.0(1)
flashcards Flashcard (315)
studied byStudied by 51 people
763 days ago
5.0(4)
flashcards Flashcard (29)
studied byStudied by 15 people
379 days ago
5.0(1)
flashcards Flashcard (26)
studied byStudied by 84 people
17 days ago
5.0(1)
robot