1/7
Looks like no tags are added yet.
Name | Mastery | Learn | Test | Matching | Spaced | Call with Kai | Chat |
|---|
No analytics yet
Send a link to your students to track their progress
ALU + flags connection?
S suffix updates flags
Little-endian + LDR connection?
LDR reads LSB first
Two's complement + V flag connection?
V=1 when signed overflow occurs
Memory map + addressing modes connection?
Address determines which region (Flash/SRAM/IO)
Von Neumann/Harvard + Cortex-M buses?
Modified Harvard
RISC load-store + LDR/STR connection?
Must load/store before math
PC + instruction encoding connection?
PC advances by 2 or 4
Combinational/sequential + registers?
Registers = flip-flops (sequential)