Lesson 15.1: Multiprocessing – Thread-Level Parallelism to Warehouse-Scale

0.0(0)
Studied by 0 people
call kaiCall Kai
learnLearn
examPractice Test
spaced repetitionSpaced Repetition
heart puzzleMatch
flashcardsFlashcards
GameKnowt Play
Card Sorting

1/40

encourage image

There's no tags or description

Looks like no tags are added yet.

41 Terms

1
New cards

Power and Silicon

power wall, ILP wall: _ _ _ costs grew faster than performance, importance of multiprocessing (1)

2
New cards

High End Servers

growing interests in _ _ _, importance of multiprocessing (2)

3
New cards

Data Intensive Applications

growth of _ _ _ , internet, importance of multiprocessing (3)

4
New cards

TLP

an architectural paradigm where a computer system executes multiple independent execution streams (threads) concurrently

5
New cards

Thread Level Parallelism

meaning of TLP

6
New cards

TLP

relies on explicitly separate threads defined by software or the operating systems

7
New cards

TLP

primarily implemented using the MIMD model

8
New cards

Multiple Instruction, Multiple Data

meaning of MIMD

9
New cards

MIMD Model

multiple autonomous processor concurrently execute different instructions on completely different pieces of data

10
New cards

Independently

MIMD processors operate entirely _

11
New cards

At least n threads

in order to take advantage of an MIMD multiprocessor with n processors, we must have _ _ _ _ or processors to executes

12
New cards

Shared memory and Non Shared Memory

two types of MIMD

13
New cards

MPP, Clusters

under non-shared memory

14
New cards

Uniform memory access, non uniform memory access

under shared memory

15
New cards

SMP

small number of cores

16
New cards

SMP

shared single memory with uniform memory (UMA) latency

17
New cards

Symmetric Multiprocessors

meaning of SMP

18
New cards

DSM

memory distributed among processors

19
New cards

DSM

non-uniform memory access/latency (NUMA)

20
New cards

DSM

processors connected via directed (switched) and non-direct (multi-hop) interconnection networks

21
New cards

Distributed Shared Memory

meaning of DSM

22
New cards

MPP

consists of nodes with each having its own processor, memory and I/O subsystem

23
New cards

Massively Parallel Processing

meaning of MPP

24
New cards

Global

_ address space shared by all, SM-MIMD (1)

25
New cards

Implicitly Assigned

data is _ _ to the address space, SM-MIMD (2)

26
New cards

Reading, Writing

cooperate by _ _ same shared variable, SM-MIMD (3)

27
New cards

BUS

communication through _ , SM-MIMD (4)

28
New cards

Global Address Space

concept of cache coherency applies due to shared _ _ _ , SM-MIMD (5)

29
New cards

Private Physical Address

_ _ _ space for each processor, DM-MIMD (1)

30
New cards

Explicitly Assigned

data must be _ _ to the private address space, DM-MIMD (2)

31
New cards

Message Passing

communication/synchronization via network by _ _ , DM-MIMD (3)

32
New cards

Does not apply

concept of cache coherency _ _ _ because no global address space, DM-MIMD (4)

33
New cards

Lack of Scalability

Pros of SM-MIMD (1)

34
New cards

Expense

Pros of SM-MIMD (2)

35
New cards

Data Sharing, Fast and Uniform

Cons of SM-MIMD (1)

36
New cards

Global Address, User Friendly

Cons of SM-MIMD (2)

37
New cards

Memory is Scalable

Pros of DM-MIMD (1)

38
New cards

Rapidly Access

Pros of DM-MIMD (2)

39
New cards

Cost Effectiveness

Pros of DM-MIMD (3)

40
New cards

Non Uniform Memory

Cons of DM-MIMD (1)

41
New cards

Programmer is Responsible

Cons of DM-MIMD (2)