CS316: Assembly Language, Memory, and Storage

0.0(0)
Studied by 2 people
call kaiCall Kai
learnLearn
examPractice Test
spaced repetitionSpaced Repetition
heart puzzleMatch
flashcardsFlashcards
GameKnowt Play
Card Sorting

1/30

flashcard set

Earn XP

Description and Tags

Comprehensive vocabulary flashcards covering basic assembly concepts, processor architectures, memory hierarchy, timing parameters, virtual memory, and storage devices.

31 Terms

1
New cards

Assembly Language

A human-readable form of machine language or machine code that uses mnemonics instead of binary, octal, or hex.

2
New cards

Assembler

A program that reads an assembly language program and parses it into machine code for a specific processor architecture.

3
New cards

Cross Assembler

An assembler run on a general-purpose computer that produces machine code for a different kind of processor.

4
New cards

Data Section

An assembly program section used specifically for declaring initialized data or constants.

5
New cards

BSS Section

An assembly program section declared as section.bss that is used for declaring variables.

6
New cards

Text Section

An assembly program section used for keeping actual code, which must begin with the declaration global _start.

7
New cards

Assembler Directives (Pseudo-ops)

Non-executable statements that inform the assembler about aspects of the assembly process without generating machine language instructions.

8
New cards

Macro

A statement type in assembly language that functions basically as a text substitution mechanism.

9
New cards

CISC (Complex Instruction Set Computer)

A general type of processor characterized by having many different and often complex machine language instructions.

10
New cards

RISC (Reduced Instruction Set Computer)

A processor architecture that features fewer and simpler instructions compared to CISC.

11
New cards

Toolchain

A software package that often consists of a compiler, assembler, and linker, such as the GNU binutils package.

12
New cards

Embedded System

A device other than a general-purpose computer that contains a microprocessor inside, such as a television, microwave oven, or engine control unit.

13
New cards

Subroutine

A block of instructions that performs a specific task and can be executed from various points in the main program via call, jump, or branch instructions.

14
New cards

Effective Address

The offset value that, when combined with the segment start address (typically in the DS register), identifies a data location in memory.

15
New cards

Direct-Offset Addressing

A memory addressing mode that utilizes arithmetic operators to modify an address.

16
New cards

Indirect Memory Addressing

An addressing mode that utilizes base registers (EBX, EBP) and index registers (DI, SI) for segment:offset addressing, commonly used for array elements.

17
New cards

Associative Access

A memory access method (used in cache) where data is located by comparison with the contents of a portion of the store, with access time independent of location.

18
New cards

Memory Cycle Time

The time required for memory to recover before the next access can begin, calculated as latency plus recovery time.

19
New cards

Bandwidth (Memory Bandwidth)

The rate at which data can be read from or stored into semiconductor memory by a processor, usually expressed in bytes/second.

20
New cards

High-Order Interleaving

A memory interleaving technique (memory banking) where the most significant bits select the memory chip and the least significant bits are sent as addresses to each chip.

21
New cards

Low-Order Interleaving

A memory interleaving technique where the least significant bits of the address are used to select the memory bank or module.

22
New cards

CAS (Column Address Strobe)

A memory timing parameter defining the number of clock cycles required to access data in a new column.

23
New cards

tRCD (RAS to CAS Delay)

The minimum number of clock cycles the memory controller must wait for a new row.

24
New cards

tRP (Row Precharge)

The minimum number of clock cycles the memory controller must wait for the current row to close.

25
New cards

tRAS (Row Active Time)

The minimum number of clock cycles the memory controller must wait between opening and closing a row.

26
New cards

Command Rate (CMD)

The number of cycles an instruction must be presented to assure that it is ready by the memory, with typical values of 1T1\text{T} and 2T2\text{T}.

27
New cards

Cache Coherence

The uniformity of shared resource data that ends up stored across multiple local caches.

28
New cards

Memory Management Unit (MMU)

A hardware component built into modern general-purpose microprocessors that translates virtual addresses into physical addresses.

29
New cards

Page Fault

An event that occurs when a program attempts to access a block of memory that is not currently stored in physical memory (RAM).

30
New cards

Solid-State Drive (SSD)

A non-volatile storage device with no moving parts that uses special floating gate transistors to store data electronically.

31
New cards

Hybrid Storage Device

A storage device combining an HDD with an SSD to take advantage of HDD storage capacity and SSD speed.