Module I. | VHDL - Code
Call Kai
Learn
Practice Test
Spaced Repetition
Match
Flashcards
Knowt Play1/18
There's no tags or description
Looks like no tags are added yet.
Name | Mastery | Learn | Test | Matching | Spaced | Call with Kai | Chat |
|---|
No analytics yet
Send a link to your students to track their progress
19 Terms
use ieee.std_logic.1164.all;
use ieee.std_logic.arith.all;
In order to use the pre-defined arithmetic and logic functions
use ieee.std_logic.unsigned.all;
For vectors that are represented as unsigned binary:
use ieee.std_logic.signed.all;
For vectors that are represented as signed binary:
ieee;
library _____;
use
entity
port
end entity;
architecture
begin
logic
end architecture;
ieee.std_logic_1164.all;
library
use _____________;
entity
port
end entity;
architecture
begin
logic
end architecture;
entity name is
library
use
______ ____ __
port
end entity;
architecture
begin
logic
end architecture;
port ( A: in std_logic; Q: out std_logic);
library
use
entity
____(_: __ _______;
_: —————-
);
end entity;
architecture
begin
logic
end architecture;
end name;
library
use
entity
port
___ ______;
architecture
begin
logic
end architecture;
architecture rtl of name is
library
use
entity
port
end entity;
________ ____ __ ____ __
begin
logic
end architecture;
begin
library
use
entity
port
end entity;
architecture
_____
logic
end architecture;
Q <= logic A;
library
use
entity
port
end entity;
architecture
begin
logic
end architecture;