1/69
Vocabulary flashcards covering Operating Systems, Data Storage, Networking and the Internet, and Data Manipulation based on COMP 1100 lecture materials.
Name | Mastery | Learn | Test | Matching | Spaced | Call with Kai | Chat |
|---|
No analytics yet
Send a link to your students to track their progress
Operating System (OS)
The core software package that coordinates a device's internal activities and oversees its communication with the outside world.
Batch Processing
An early operating system execution method where user programs (jobs) were collected into a first-in, first-out waiting queue in mass storage and executed sequentially without direct user interaction.
Multiprogramming
An operating system technique introduced in the late 1950s that keeps the CPU busy by maintaining multiple jobs in main memory at once and switching the CPU to another job when one waits for I/O.
Time-Sharing
An operating system execution model developed in the early 1960s that allocates small CPU time intervals (time slices) to multiple interactive users via terminals.
OS Kernel
The fundamental core of an operating system that runs in privileged mode and directly interacts with hardware to provide file, device, memory, and process management services.
Firmware
Software stored in nonvolatile read-only memory (ROM) that provides low-level control of hardware, such as the Boot Loader that initializes the operating system upon startup.
Process
The execution of a program, represented by a process state containing the program counter value, CPU register contents, and allocated memory locations.
Scheduler
An operating system component that tracks all processes in a main memory process table and determines which processes are ready to run.
Dispatcher
An operating system component that allocates CPU time slices to ready processes and handles context switching when triggered by interrupts.
Interrupt
A signal sent to the CPU that halts current instruction execution, saves the running process state, and invokes an interrupt handler.
Context Switch
The procedure during process management where the CPU saves the current state of an executing process and loads the saved state of a new process.

Deadlock
A condition where two or more processes are permanently blocked because each holds a non-shareable resource while waiting for another resource held by another process.
Memory Protection
An OS security feature that restricts each running process to its assigned memory space to prevent interference, data corruption, or unauthorized access.
Privileged Mode
A CPU execution mode permitting execution of all hardware and system instructions, strictly reserved for the operating system kernel.
Non-Privileged Mode (User Mode)
A restricted CPU execution mode used for application software that prevents direct access to system-critical instructions and hardware without OS intervention.
System Crash
An OS or application failure caused by internal errors (such as software bugs or hardware malfunctions) resulting in loss of service without compromising system security.
Security Breach
An incident where an unauthorized attacker bypasses system protection mechanisms to gain unauthorized access to data or resources.
Bit
Short for binary digit; the fundamental unit of digital information representing a value of either 0 or 1.
Boolean Operation
An operation acting on Boolean values (True/1 and False/0) to evaluate logical expressions, named after George Boole.
Truth Table
A table depicting all possible combinations of input values for a Boolean expression alongside their corresponding outputs.

AND Gate
A logic gate circuit whose output is 1 if and only if all of its input bits are 1.

OR Gate
A logic gate circuit whose output is 1 if at least one of its input bits is 1.

XOR Gate
A logic gate circuit whose output is 1 if an odd number of input bits are 1.

NOT Gate
A logic gate circuit with a single input that inverts or flips its input bit value.
Base (Radix)
The total number of unique symbols or digits used by a number system before advancing to the next place value.
Hexadecimal Notation
A positional number system with base 16 that groups binary digits into 4-bit nibbles, representing each group with symbols 0−9 and A−F.

Byte
A continuous sequence of 8 bits, bounded by a most significant bit (MSB) on the left and a least significant bit (LSB) on the right.

Random Access Memory (RAM)
Volatile main memory organized into individually addressable cells that can be read or written in any arbitrary order.

Magnetic Hard Disk Drive (HDD)
Non-volatile mass storage device that reads and writes digital data using mechanical read/write heads positioned over rotating magnetic platters.

Solid State Drive (SSD)
High-speed, non-volatile storage hardware constructed from semiconductor NAND flash memory chips with no moving mechanical parts.

Two's Complement Notation
A fixed-bit encoding system for signed integers where positive numbers have a sign bit of 0, and negative numbers are formed by copying bits from right to left through the first 1, then complementing remaining bits.
ASCII
American Standard Code for Information Interchange; a 7-bit character encoding format assigning unique bit patterns to characters in written English.
Pixel
Short for picture element; an individual colored dot that serves as the base component in bitmap image representation.
Lossless Compression
Data reduction methods that compress files while preserving 100% of original data, allowing exact reconstruction upon decompression (e.g., ZIP, PNG, FLAC).
Lossy Compression
Data reduction methods that permanently eliminate less perceptible information to achieve significantly smaller file sizes (e.g., JPEG, MP3, MP4).

Parity Bit
An additional check bit appended to a bit string to ensure the total count of 1s is consistently even or odd, enabling data error detection.

Bus Topology
A network configuration where all connected devices share a single main communication line over which broadcasted messages are transmitted.

Star Topology
A network architecture where every individual computer or device connects directly to a central node, such as a switch or access point.
Switch
An intelligent network device in a star topology that receives data packets and forwards them specifically to the target recipient device.
CSMA/CD
Carrier Sense Multiple Access with Collision Detection; a wired bus network protocol where nodes check for channel activity before transmitting and abort transmission if a collision occurs.
CSMA/CA
Carrier Sense Multiple Access with Collision Avoidance; a wireless network protocol where devices send Request-To-Send (RTS) and Clear-To-Send (CTS) signals to prevent transmission collisions.

Hidden Terminal Problem
A condition in wireless networking where stations are within range of an Access Point but cannot hear each other, leading to simultaneous transmissions and packet collisions.

Client-Server Model
An interprocess communication architecture where client software applications submit service requests to a centralized server that fulfills them.

Peer-to-Peer (P2P) Model
A decentralized network communication model where participating processes (peers) act as equal partners capable of both requesting and providing resources directly.
Distributed System
A collection of autonomous, networked computers that coordinate their actions through message passing to operate as a single unified computing facility.
Cloud Computing
A service model delivering configurable computing resources, data storage, and applications on demand over the Internet using remote server infrastructure.
Cluster Computing
A high-performance architecture comprising tightly coupled computers located in a single site and managed by a head node to execute parallel computing tasks.

Tier-1 ISP
High-capacity telecommunications providers owning the international fiber-optic backbone networks that route global Internet traffic.
IP Address
A unique numeric identifier assigned to every device connected to an IP network, implemented as 32-bit addresses in IPv4 or 128-bit addresses in IPv6.
Domain Name System (DNS)
A distributed network database service that translates human-readable web domain names into numerical IP addresses.
DHCP
Dynamic Host Configuration Protocol; a network protocol that automatically assigns IP addresses and network configuration settings to devices when they join a network.
World Wide Web (WWW)
An Internet application infrastructure composed of hyperlinked web pages accessed using URLs and transferred via HTTP/HTTPS protocols.
URL
Uniform Resource Locator; a standardized string specifying the location protocol, domain, path, and filename of a resource on the Web.
HTML
HyperText Markup Language; the standard tag-based markup language used to structure text, links, and media content on web pages.
Firewall
A hardware or software security system that monitors and filters network traffic to block unauthorized access.
Encryption
The process of scrambling plain text data into an unreadable ciphertext format using cryptographic keys to ensure confidentiality.
Arithmetic/Logic Unit (ALU)
The subcomponent of a CPU containing digital circuitry that executes arithmetic operations and logical evaluations.
Control Unit
The CPU component that manages the instruction execution cycle by generating control signals to fetch, decode, and coordinate data movement.
Register
A small, high-speed temporary storage cell inside the CPU used to hold active data operands, memory addresses, or intermediate results.
Stored-Program Concept
A computer architecture paradigm where program instructions are encoded as bit patterns and stored in main memory alongside operational data.

Von Neumann Architecture
A standard computer design model based on the stored-program concept, featuring a CPU linked via a shared bus to a main memory unit storing both instructions and data.
Program Counter
A dedicated CPU register that holds the memory address of the next instruction to be fetched and executed.
Instruction Set Architecture (ISA)
The abstract boundary defining a CPU's supported machine language operations, registers, data types, and instruction bit encodings.

Op-Code
The operation code portion of a machine language instruction that specifies the fundamental CPU operation (such as STORE or ADD) to perform.
RISC
Reduced Instruction Set Computer; a CPU design philosophy focused on executing a minimal, highly optimized set of instructions for fast, energy-efficient processing.
CISC
Complex Instruction Set Computer; a CPU design philosophy incorporating a large set of complex instructions capable of executing multi-step operations in fewer instruction lines.

Multicore Processor
A single integrated circuit chip containing two or more complete independent processing cores capable of true parallel instruction execution.
Serial Communication
A data transmission method where bit signals are sent sequentially one at a time over a single channel or physical wire.
Parallel Communication
A data transmission method where multiple bit signals are sent simultaneously over parallel physical wires or channels.
Handshaking
A signaling exchange protocol between a CPU and an I/O device verifying mutual readiness before data transfer begins.